wm-electronics your partner for measurement devices, DSP- and FPGA

LAP-C (162000)

Specifications. 16 channel, 200MHz, 2Mbit/ch Logic Analyser

	Sampling Frequency
	Internal Clock (Timing) (Asynchronous): 100Hz~200MHz External Clock (State) (Synchronous): 100MHz

	Test Signal
	Bandwidth: 75MHz(-3dB) Range of the Trigger Voltage: -6V~+6V Resolution of the Trigger Voltage: ?0.1V

	Memory
	RAM Size: 64Mbits Memory Depth per Channel: 2Mbits (Max 512Mbits for compression)

	Trigger
	Trigger Mode: Pattern/Edge Trigger Channel: 16 CH Post-Trigger: YES Trigger Level: 1 Level Trigger Count: 1~65535

	Software Function
	Data Compression : Max 512Mbits Time Base Range : 5ps~10Ms Language : Chinese (Traditional/Simplified) English Maximum Trigger Page : 8192 Pages Waveforrm Data Display Filter&Filter Delay Trigger Delay Unlimited lncreasing Bar Automatic Attaching Bar Automatic Software Upgrade Data Statistic Auto-Save Filter Bar Protocol Analysis Protocol Packet List File Export Data Contrast Latch Function Protocol Packet Trigger : parallel Pulse Width Trigger Module : option

	Power Supply
	Power Supply: USB (DC 5V, 500mA) Power Consumption at Rest: 1W Max. Instant Power at Work: 2W

	Others
	System Support: Windows 2000 / XP / Vista / Win 7 Error in Phase: < 1.5ns Max. Input Voltage: ?30V Input Resistance: 500KΩ/10pF Safety Certification: FCC / CE / WEEE / RoHS / SVHC

€1,015.75